Regviz

Silicon Labs /SiM3_NRND /SIM3L168_A /DMACTRL_0 /CHENCLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CHENCLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/DMACTRL_0/CHENCLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESERVED)CH0 0 (RESERVED)CH1 0 (RESERVED)CH2 0 (RESERVED)CH3 0 (RESERVED)CH4 0 (RESERVED)CH5 0 (RESERVED)CH6 0 (RESERVED)CH7 0 (RESERVED)CH8 0 (RESERVED)CH9

CH4=RESERVED, CH2=RESERVED, CH9=RESERVED, CH5=RESERVED, CH0=RESERVED, CH1=RESERVED, CH6=RESERVED, CH3=RESERVED, CH8=RESERVED, CH7=RESERVED

Description

Channel Enable Clear

Fields

CH0

Channel 0 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 0.
CH1

Channel 1 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 1.
CH2

Channel 2 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 2.
CH3

Channel 3 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 3.
CH4

Channel 4 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 4.
CH5

Channel 5 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 5.
CH6

Channel 6 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 6.
CH7

Channel 7 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 7.
CH8

Channel 8 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 8.
CH9

Channel 9 Disable.

0 (RESERVED): No effect.

1 (DISABLED): Disable DMA Channel 9.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data